

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO		INFORMATION DISCLOSURE STATEMENT BY APPLICANT		Complete If Known	
				Application Number	Not assigned yet <u>10/767,069</u>
(use as many sheets as necessary)		Sheet <u>1</u> of <u>1</u>		Filing Date	On even date herewith
				First Named Inventor	S. SHUKURI
				Art Unit	Not assigned yet
				Examiner Name	Not assigned yet
				Attorney Docket Number	501.42645VX1

U.S. PATENT DOCUMENTS						
Examiner Initials*	Cite No. ¹	Document Number		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number-Kind Code ² (if known)				
<u>DR</u>		5,768,192		6/16/98	Eitan	
		5,966,603		10/12/99	Eitan	
		6,011,725		1/4/00	Eitan	
		6,180,538		1/30/01	Hallival et al.	
		5,408,115		4/18/95	Chano	
<u>DR</u>		5,969,383		10/19/99	Chano et al.	

FOREIGN PATENT DOCUMENTS							
Examiner Initials*	Cite No. ¹	Foreign Patent Document		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T ⁶
		Country Code ³ -Number ⁴ -Kind Code ⁵ (if known)					

OTHER PRIOR ART—NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T ²
<u>DR</u>		"Can NROM, a 2 Bit, Trapping Storage NVM Cell, Give a Real Challenge to Floating Gate Cells?" Eitan et al., Extended Abstracts of the 1999 International Conference on Solid State Devices and Materials, Tokyo, 1999, pp.522-524	
		"High Speed Program/Erase Sub 100 nm MONOS Memory Cell" Fujiwara et al., pp.75-77	
		"A Novel Flash Memory Device with Split Gate Source Side Injection and ONO Charge Storage Stack (SPIN)" Chen et al., 1997 Symposium on VLSI Technology Digest of Technical Papers, pp. 63-64	
<u>DR</u>		"Twin MONOS Cell with Dual Control Gates" Hayashi et al., Symposium on VLSI Technology Digest of Technical Papers, pp. 122-123	

Examiner Signature	<u>[Signature]</u>	Date Considered	<u>12/13/04</u>
-----------------------	--------------------	--------------------	-----------------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. ³Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 18 if possible. ⁶Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.



U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Application Number	10/767,069
Filing Date	January 30, 2004
First Named Inventor	S. SHUKURI
Art Unit	Unknown
Examiner Name	Unknown
Attorney Docket Number	501.42645VX1

[illegible][illegible]

OTHER PRIOR ART—NON PATENT LITERATURE DOCUMENTS		
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.
AW		Takaaki NOZAKI, et al., A 1 Mbit EEPROM with MONOS Memory Cell for Semiconductor Disk Application, 1990 Symposium on VLSI Circuits, 1990 IEEE, (pp 101-102)

Examiner Signature		Date Considered	12/13/04
-----------------------	---	--------------------	----------

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.